LAP Lambert Academic Publishing
Next-Generation Floating-Point Arithmetic Unit
Product Code:
9786208117252
ISBN13:
9786208117252
Condition:
New
$75.00
$73.55
Sale 2%
Next-Generation Floating-Point Arithmetic Unit
$75.00
$73.55
Sale 2%
The Next-Generation Floating-Point Arithmetic Unit Using QCA for Low-Power Applications explores the use of Quantum-dot Cellular Automata for implementing a Floating-Point Arithmetic Unit at the Nano-scale, overcoming limitations of CMOS technology. The research involves designing efficient QCA-based 1-bit and 8-bit full adders, multipliers, and a novel Tree-Based Stack-Type comparator. The proposed FPAU is tested through the implementation of a Fast Fourier Transform algorithm, demonstrating significant improvements in area, power dissipation, and delay compared to existing CMOS-based architectures.
| Author: A. Arunkumar Gudivada |
| Publisher: LAP Lambert Academic Publishing |
| Publication Date: Sep 12, 2024 |
| Number of Pages: 144 pages |
| Binding: Paperback or Softback |
| ISBN-10: 6208117259 |
| ISBN-13: 9786208117252 |
Related Products
LAP Lambert Academic Publishing
Implementation of a Binary Floating Point Fused Multiply-Add Unit
$53.25
